Type	120 BRS 305	121 BRS 17		122 BRS 53	BRS BRS	BRS BRS	BRS BRS BRS	BRS BRS BRS	BRS BRS BRS BRS	BRS BRS BRS BRS BRS	BRS BRS BRS BRS BRS BRS	BRS BRS BRS BRS BRS BRS BRS				
Hite		179 data sche		19632 data sche								1	1 1 002	2	2	02
Search Tort	database same design and abstraction and (integrated adj circuit)	database same design and abstraction and (integrated adj circuit) and schematic	database same design and abstraction and (integrated adj circuit) and schematic and verilog	database same design and abstraction and (integrated adj circuit) and schematic and verilog ans "C+"	database same design and abstraction and (integrated adj circuit) and	schematic and verilog and "C+"	schematic and verilog and "C+" database same design and abstraction and (integrated adj circuit) and schematic and verilog and "C++"	schematic and verilog and "C+" database same design and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic and verilog and "C++"	schematic and verilog and "C+" database same design and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic	schematic and verilog and "C+" database same design and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic database same design adj capture and abstraction and (integrated adj circuit) and schematic and verilog and "C++"	schematic and verilog and "C+" database same design and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic database same design adj capture and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj capture and abstraction and (integrated adj circuit) and schematic and verilog and "C++"	schematic and verilog and "C+" database same design and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj capture and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj capture and abstraction and (integrated adj circuit) and schematic database same design adj capture and abstraction and (integrated adj circuit) and schematic	schematic and verilog and "C+" latabase same design and abstraction and (integrated adj circuit) and schematic and verilog and "C++" latabase same design adj catpure and abstraction and (integrated adj circuit) and schematic and verilog and "C++" latabase same design adj catpure and abstraction and (integrated adj circuit) and schematic latabase same design adj capture and abstraction and (integrated adj circuit) and schematic and verilog and "C++" latabase same design adj capture and abstraction and (integrated adj circuit) and schematic latabase same design adj capture and abstraction and (integrated adj circuit) and schematic latabase same design adj capture and (integrated adj circuit) and schematic	schematic and verilog and "C+" database same design and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj catpure and abstraction and (integrated adj circuit) and schematic database same design adj capture and abstraction and (integrated adj circuit) and schematic and verilog and "C++" database same design adj capture and abstraction and (integrated adj circuit) and schematic database same design adj capture and abstraction and (integrated adj circuit) and schematic database same design adj capture and fintegrated adj circuit) and schematic database same design adj capture and fintegrated adj circuit) and schematic (logic or circuit) adj design and schematic and database and entry	se same design and abstraction and (integrated adj circuit) and tic and verilog and "C++" se same design adj catpure and abstraction and (integrated adj and schematic and verilog and "C++" se same design adj catpure and abstraction and (integrated adj and schematic and schematic se same design adj capture and abstraction and (integrated adj and schematic and verilog and "C++" se same design adj capture and abstraction and (integrated adj and schematic se same design adj capture and abstraction and (integrated adj and schematic se same design adj capture and (integrated adj circuit) and schematic se same design adj capture and schematic and database or circuit) adj design and schematic and database and entry or circuit) adj design and schematic and database and vhdl and	atic and verilog and "C+" se same design and abstraction and (integrated adj circuit) and tic and verilog and "C++" se same design adj catpure and abstraction and (integrated adj and schematic and verilog and "C++" se same design adj catpure and abstraction and (integrated adj and schematic se same design adj capture and abstraction and (integrated adj and schematic and verilog and "C++" se same design adj capture and abstraction and (integrated adj and schematic se same design adj capture and (integrated adj circuit) and schematic se same design adj capture and (integrated adj circuit) and schematic or circuit) adj design and schematic and database and entry or circuit) adj design and schematic and database and vhdl and or circuit) adj design and schematic and database and entry and deverilog
DBS	USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT		USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT USPAT; US-PGPUB; DERWENT USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT USPAT; US-PGPUB; DERWENT USPAT; US-PGPUB; DERWENT USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT	USPAT; US-PGPUB; DERWENT	
Time Steman	2003/03/20 14:10	2003/03/20 14:11	2003/03/20 14:20	2003/03/20 14:20	2003/03/20 14:21	***************************************	2003/03/20 15:45	2003/03/20 15:45	2003/03/20 15:45 2003/03/20 15:48 2003/03/20 15:50	2003/03/20 15:45 2003/03/20 15:48 2003/03/20 15:50 2003/03/20 15:49	2003/03/20 15:45 2003/03/20 15:48 2003/03/20 15:50 2003/03/20 15:49 2003/03/20 16:02	2003/03/20 15:45 2003/03/20 15:48 2003/03/20 15:50 2003/03/20 15:49 2003/03/20 16:02 2003/03/20 16:05	2003/03/20 15:45 2003/03/20 15:48 2003/03/20 15:50 2003/03/20 15:49 2003/03/20 16:02 2003/03/20 16:05 2003/03/20 16:05	2003/03/20 15:45 2003/03/20 15:48 2003/03/20 15:50 2003/03/20 15:49 2003/03/20 16:02 2003/03/20 16:05 2003/03/20 16:22 2003/03/20 16:32	2003/03/20 15:45 2003/03/20 15:48 2003/03/20 15:50 2003/03/20 15:49 2003/03/20 16:02 2003/03/20 16:05 2003/03/20 16:32 2003/03/20 16:32	2003/03/20 15:45 2003/03/20 15:50 2003/03/20 15:50 2003/03/20 15:49 2003/03/20 16:02 2003/03/20 16:05 2003/03/20 16:22 2003/03/20 16:32 2003/03/20 16:23 2003/03/20 16:23